IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#14
O Cotta
3/24/04

In re the Application of: David Hoyle
Serial No: 09/703,140
Filed: October 31, 2000
For: Microprocessor With Rounding Multiply Instructions

Docket No.: TI-30554
Art Unit: 2124
Examiner: Mai, Tan V.
Conf. No.: 1023

LETTER TO THE OFFICIAL DRAFTPERSON

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Approved to enter
Mai
5/2004

MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(a)
I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on March 10, 2004

Indranil Chowdhury

Dear Sir:

Please find enclosed the formal drawings for the subject case. Charge any necessary fees to Deposit Account No. 20-0668. **This form is submitted in triplicate.**

Respectfully submitted,

Indranil Chowdhury
Attorney for Applicant
Registration No. 47,490

Robert D. Marshall, Jr.
Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5290



FIG. 1



FIG. 2

OPERATIONS ON THE .L UNIT



FIG. 3A

OPERATIONS ON THE .M UNIT



FIG. 3B

OPERATIONS ON THE .D UNIT



FIG. 3C

LOAD/STORE WITH 15-BIT OFFSET (ON THE .D UNIT)



FIG. 3D

LOAD/STORE 'BASER' + 'OFFSETR/CST' ON THE .D UNIT



FIG. 3E

OPERATIONS ON THE .S UNIT



FIG. 3F

ADDK ON THE .S UNIT



FIG. 3G

BITFIELD OPERATIONS (IMMEDIATE FORMS) ON THE .S UNIT



FIG. 3H

MVK AND MVKH ON THE .S UNIT



FIG. 3I

BCOND DISP ON THE .S UNIT



FIG. 3J



FIG. 4



FIG. 5



FIG. 6A



FIG. 6B



FIG. 6C

FIG. 7A





FIG. 7B



FIG. 8